Changes

Jump to navigation Jump to search
→‎IC netlist: ADC, DAC clocks
Line 143: Line 143:  
|SCLK
 
|SCLK
 
|Clock, 5 MHz, FPGA CLK_OUT
 
|Clock, 5 MHz, FPGA CLK_OUT
|5MHz Clock input for serial data output control
+
|Clock input for serial data output control
 
|----
 
|----
 
|AD7928
 
|AD7928
 
|1
 
|1
 
|SCLK
 
|SCLK
|Clock
+
|Clock, 5 MHz, FPGA CLK_OUT
 
|Used for reading data and conversion
 
|Used for reading data and conversion
 
|----
 
|----
Line 154: Line 154:  
|P9
 
|P9
 
|SCLK
 
|SCLK
|Clock, <=30MHz
+
|Clock, 5 MHz, FPGA CLK_OUT
 
|
 
|
 
|----
 
|----
261

edits

Navigation menu