1,004
edits
Changes
Jump to navigation
Jump to search
mLine 44:
Line 44: − +
no edit summary
* ''TxRx_Aout'': [out] EC control register address (8-bit)
* ''TxRx_Aout'': [out] EC control register address (8-bit)
* ''TxRx_Dout'': [out] EC control register write value
* ''TxRx_Dout'': [out] EC control register write value
* ''TxRx_RiW'': [out] active-high read, active-low write flag
* ''TxRx_RiW'': [out] active-high read, active-low write flag
* ''TxRx_Din'': [in] EC control register return value
* ''TxRx_Din'': [in] EC control register return value
* ''TxRx_Done'': [in] "Done" signal from [[FPGA_Transceiver|Transceiver]].
* ''TxRx_Done'': [in] "Done" signal from [[FPGA_Transceiver|Transceiver]].
* ''dbShort'': [in] debug signal to bypass EC reset waiting periods
* ''dbShort'': [in] debug signal to bypass EC reset waiting periods