Changes

Jump to navigation Jump to search
Line 82: Line 82:  
** outputs
 
** outputs
 
*** ''Q'': three-bit data-out bus
 
*** ''Q'': three-bit data-out bus
 +
* '''temperature register'''
 +
** A ten-bit register to store the most recent temperature data.
 +
** inputs
 +
*** ''Clk'': clock
 +
*** ''/Rst'': asynchronous, active-low reset to zero the register (puts system into reset state)
 +
*** ''En'': write enable
 +
*** ''D'': ten-bit data-in bus
 +
** outputs
 +
*** ''Q'': ten-bit data-out bus
 +
* '''ADC registers'''
 +
** A set of eight 12-bit registers to store the most recent ADC data.  Also includes a demultiplexer to select which register to write to.
 +
** inputs
 +
*** ''Clk'': clock
 +
*** ''/Rst'': asynchronous, active-low reset to zero the register (puts system into reset state)
 +
*** ''En'': write enable
 +
*** ''S'': 3-bit select bus
 +
*** ''D'': 12-bit data-in bus
 +
** outputs
 +
*** ''Q'': 12-bit data-out bus; outputs data of register chosen by S bus
    
=== (000) Reset Cycle ===
 
=== (000) Reset Cycle ===
461

edits

Navigation menu