461
edits
Changes
Jump to navigation
Jump to search
Line 7:
Line 7: +
no edit summary
Programming of the FPGA is an ongoing project, so more questions may be added as the project develops.
Programming of the FPGA is an ongoing project, so more questions may be added as the project develops.
* What is the clock speed of the FPGA? Timing constraints must be taken into account to link the multiple blocks.
* What is the clock speed of the FPGA? Timing constraints must be taken into account to link the multiple blocks.
* Current designs (11 July, 2007) account for normal activity. Need to design modules/logic for startup and initialization of each component.
== The DAC ==
== The DAC ==