Changes

Jump to navigation Jump to search
m
Line 112: Line 112:  
outputs
 
outputs
 
* ''Q'': three-bit data-out bus
 
* ''Q'': three-bit data-out bus
 +
 +
 +
=== Packet Type Register ===
 +
An 8-bit register to store the 2nd byte of an accepted packet.
 +
* ''Clk'': clock
 +
* ''/Rst'': asynchronous, active-low reset to zero the register (puts system into reset state)
 +
* ''En'': write enable
 +
* ''D'': 8-bit data-in bus
 +
 +
outputs
 +
* ''Q'': 8-bit data-out bus
      Line 150: Line 161:  
outputs
 
outputs
 
* ''Q'': 16-bit data-out bus (data pre-padded with 2 zeros to facilitate packaging into 2-byte words)
 
* ''Q'': 16-bit data-out bus (data pre-padded with 2 zeros to facilitate packaging into 2-byte words)
      
== Reusable Components ==
 
== Reusable Components ==
1,004

edits

Navigation menu