Changes
Jump to navigation
Jump to search
← Older edit
Newer edit →
Programming the Ethernet controller
(view source)
Revision as of 17:15, 19 December 2007
292 bytes added
,
17:15, 19 December 2007
m
→Registers
Line 112:
Line 112:
outputs
outputs
* ''Q'': three-bit data-out bus
* ''Q'': three-bit data-out bus
+
+
+
=== Packet Type Register ===
+
An 8-bit register to store the 2nd byte of an accepted packet.
+
* ''Clk'': clock
+
* ''/Rst'': asynchronous, active-low reset to zero the register (puts system into reset state)
+
* ''En'': write enable
+
* ''D'': 8-bit data-in bus
+
+
outputs
+
* ''Q'': 8-bit data-out bus
Line 150:
Line 161:
outputs
outputs
* ''Q'': 16-bit data-out bus (data pre-padded with 2 zeros to facilitate packaging into 2-byte words)
* ''Q'': 16-bit data-out bus (data pre-padded with 2 zeros to facilitate packaging into 2-byte words)
−
== Reusable Components ==
== Reusable Components ==
Senderovich
1,004
edits
Navigation menu
Personal tools
Log in
Namespaces
Page
Discussion
Variants
Views
Read
View source
View history
More
Search
Navigation
Main page
Recent changes
Random page
Help about MediaWiki
Tools
Special pages
Printable version