1,004
edits
Changes
Jump to navigation
Jump to search
mLine 85:
Line 85: +
Programming the Ethernet controller (view source)
Revision as of 19:52, 28 November 2007
, 19:52, 28 November 2007→Transceiver
* <s>''A_out'': 8-bit bus for address of last read/write</s>
* <s>''A_out'': 8-bit bus for address of last read/write</s>
* ''D_out'': 8-bit bus for data of last read; internal systems should ignore for a write
* ''D_out'': 8-bit bus for data of last read; internal systems should ignore for a write
* ''CLK'' : 5MHz clock for all internals subdivided from the master 20MHz clock.
outputs to CP2200/1
outputs to CP2200/1