Changes

Jump to navigation Jump to search
m
Line 36: Line 36:  
*** [[Digital control board debugging notes]]
 
*** [[Digital control board debugging notes]]
 
** Software: Programming the FPGA
 
** Software: Programming the FPGA
*** [[Programming the Ethernet controller]] - discussion of the design for the core of the FPGA which handles the complex needs of the FPGA - Ethernet controller chip interface.
+
*** [[Programming the Ethernet controller]] - discussion of the design for the core of the FPGA which handles the complex needs of the FPGA - Ethernet controller chip interface. All the other functions of the board are encapsulated in the modules that handle the Ethernet communication cycles. The FPGA's firmware architecture is thus best discussed in terms of the Ethernet controller chip interface.
 
**** [[Reset and Initialization]] - discussion of the design for the reset and initialization of the board
 
**** [[Reset and Initialization]] - discussion of the design for the reset and initialization of the board
 
**** [[Ethernet packets]] - a detail of the communication protocol used over Ethernet to communicate with the tagger microscope.
 
**** [[Ethernet packets]] - a detail of the communication protocol used over Ethernet to communicate with the tagger microscope.
1,004

edits

Navigation menu