1,004
edits
Changes
Jump to navigation
Jump to search
mLine 57:
Line 57: +
→DAC Registers
=== DAC Registers ===
=== DAC Registers ===
A set of 32 14-bit registers to store the most recent DAC data. Also includes a demultiplexer to select which register to write to. In practice there is a 16-bit-wide bus on output: the 14-bit data is pre-padded with zeros for the convenience of other modules.
A set of 32 14-bit registers to store the most recent DAC data. Also includes a demultiplexer to select which register to write to. In practice there is a 16-bit-wide bus on output: the 14-bit data is pre-padded with zeros for the convenience of other modules.
inputs
inputs
* ''Clk'': clock
* ''Clk'': clock