Line 81: |
Line 81: |
| = See Also = | | = See Also = |
| | | |
− | * [[FPGA_Reset]] | + | * State Modules |
− | * [[FPGA_Idler]] | + | ** [[FPGA_Reset|Reset]] |
− | * [[FPGA_Reader]] | + | ** [[FPGA_Idler|Idler]] |
− | * [[FPGA_Querier]] | + | ** [[FPGA_Reader|Reader]] |
− | * [[FPGA_Programmer]] | + | ** [[FPGA_Querier|Querier]] |
− | * [[FPGA_Transmitter]] | + | ** [[FPGA_Programmer|Programmer]] |
− | * [[FPGA_Transceiver]] | + | ** [[FPGA_Transmitter|Trasmitter]] |
− | * [[FPGA_Registers]] | + | |
| + | * Non-state Modules |
| + | ** [[FPGA_Transceiver]] |
| + | ** [[FPGA_Registers]] |
| + | |
| * [[Ethernet_Packets]] | | * [[Ethernet_Packets]] |