Line 1: |
Line 1: |
| + | The modules involved in communication with with the Ethernet Controller chip as a means of bridging computer instructions with the on-board sensors serve as the core of the FPGA. The different tasks that need to be performed by these modules include |
| + | * executing the complex board reset and address lookup sequence |
| + | * polling for new packets and switching execution accordingly |
| + | * collecting sensor information upon a status report request |
| + | * programming the DAC upon a program packet receipt |
| + | * building return packets |
| + | |
| + | In our design, the modules involved with packet handling and interfacing with sensor chip controllers are organized by ''state''. A state register specifies the current stage of the process and only the corresponding module is allowed to act during that stage. Aside from defining a process sequence, the state serves as a complex "enable" signal for the modules, ensuring that only one module is driving the communication bus used to query the Ethernet Controller chip. |
| + | |
| + | |
| + | |
| = Interface = | | = Interface = |
| | | |