461
edits
Changes
Jump to navigation
Jump to search
Line 5:
Line 5: − + +
no edit summary
== Open questions ==
== Open questions ==
What is the clock speed of the FPGA? Timing constraints must be taken into account to link the multiple blocks.
Programming of the FPGA is an ongoing project, so more questions may be added as the project develops.
* What is the clock speed of the FPGA? Timing constraints must be taken into account to link the multiple blocks.
== The DAC ==
== The DAC ==