Changes

Jump to navigation Jump to search
586 bytes added ,  19:18, 9 July 2007
no edit summary
Line 48: Line 48:  
[[Image:ISE - RTL.PNG|thumb|left|125px|The Register Transfer Level Schematic.]]
 
[[Image:ISE - RTL.PNG|thumb|left|125px|The Register Transfer Level Schematic.]]
   −
Once you've synthesized your design, double click on "View RTL Schematic".  RTL stands for Register Transfer Level.  This gives you what is effectively a block diagram of your circuit, with all the gates and parts in place and wired together.
+
Once you've synthesized your design, double click on "View RTL Schematic".  RTL stands for Register Transfer Level.  This gives you what is effectively a block diagram of your circuit, with all the gates and parts in place and wired together.  As discussed in previous sections, a thick wire is a bus.  By extension, a part drawn with thick lines has bus I/O but performs the same function for all lines of the bus.  Inputs are shown on the left as arrows pointing to the right with lines and buses coming off the points of the arrows.  Outputs are shown on the right as arrows pointing to the right with lines and buses entering the flat ends of the arrows.  Branches of the wires are shown as dots at the intersection points; intersections without dots are separate wires that happen to cross without connecting to each other.
461

edits

Navigation menu