Changes

{| align="right" border="1"

{| align="right" border="1"

|

|

{| align="right" width="100px" style="text-align:center"

{| align="right" width="100px" style="text-align:center" cellspacing="0"

|+ '''VHDL Tutorial'''

! colspan="2" style="background:#ffff66" | VHDL Tutorial

|-

|-

| colspan="2" | You are on the index page.

| colspan="2" style="background:#ffff99" | A brief guide to VHDL design with a design example; the introduction and core of the tutorial.

|-

|-

| [[VHDL: Enter the code monkey|< prev]] || [[VHDL: Xilinx ISE|next >]]

| style="background:#ffff66" | [[VHDL: Enter the code monkey|< prev]]  

| style="background:#ffff66" | [[VHDL: Xilinx ISE|next >]]

|}

|}

|}

|}