Difference between revisions of "Ethernet packets"
Jump to navigation
Jump to search
| Line 1: | Line 1: | ||
| − | This page deals with material under development. Please be aware that the information here may change as development proceeds. | + | '''This page deals with material under development. Please be aware that the information here may change as development proceeds.''' |
[[Image:Ethernet packet.PNG|thumb|150px|right|A typical Ethernet packet.]] | [[Image:Ethernet packet.PNG|thumb|150px|right|A typical Ethernet packet.]] | ||
| + | |||
| + | This page details the packets we will send across our internal Ethernet to define the standards of communication between the digital boards and the controlling PC. Both the FPGA designer and the PC software programmer will need to make reference to this page in order to coordinate their respective designs. | ||
Revision as of 14:02, 17 July 2007
This page deals with material under development. Please be aware that the information here may change as development proceeds.
This page details the packets we will send across our internal Ethernet to define the standards of communication between the digital boards and the controlling PC. Both the FPGA designer and the PC software programmer will need to make reference to this page in order to coordinate their respective designs.