Difference between revisions of "FPGA programming modes"

From UConn PAN
Jump to navigation Jump to search
(described why we are using master serial mode, added section for it)
Line 2: Line 2:
 
The Xilinx Spartan-3A FPGA we will be using on the SiPM control board can be programmed using any of several modes. This table, adapted from the [http://www.xilinx.com/support/documentation/user_guides/ug332.pdf User Guide], Table 2-1, shows the available programming modes and how to select them by setting the M[2:0] pins on the FPGA.
 
The Xilinx Spartan-3A FPGA we will be using on the SiPM control board can be programmed using any of several modes. This table, adapted from the [http://www.xilinx.com/support/documentation/user_guides/ug332.pdf User Guide], Table 2-1, shows the available programming modes and how to select them by setting the M[2:0] pins on the FPGA.
  
For information about the other pins used in the programming process, see [[SiPM digital control board netlist]].
+
We will be using the [[#Master serial (platform flash) mode | master serial]] programming mode, since it is simplest to set up, requires fewer pins, and we don't need the higher speed of the a parallel programming mode.
  
 
{| cellspacing=3 border=1 |
 
{| cellspacing=3 border=1 |
 
|'''M[2:0]'''
 
|'''M[2:0]'''
 
|'''Programming Mode'''
 
|'''Programming Mode'''
|----
+
| bgcolor="#33ff33"----
 
|<0:0:0>
 
|<0:0:0>
 
|Master serial (platform flash) mode
 
|Master serial (platform flash) mode
Line 34: Line 34:
 
|}
 
|}
  
=== SPI mode ===
+
For information about the other pins used in the programming process, see [[SiPM digital control board netlist]].
  
When programmed in SPI mode, the variant select pin
+
=== Master serial (platform flash) mode ===

Revision as of 19:11, 24 June 2008

Programming Modes

The Xilinx Spartan-3A FPGA we will be using on the SiPM control board can be programmed using any of several modes. This table, adapted from the User Guide, Table 2-1, shows the available programming modes and how to select them by setting the M[2:0] pins on the FPGA.

We will be using the master serial programming mode, since it is simplest to set up, requires fewer pins, and we don't need the higher speed of the a parallel programming mode.

M[2:0] Programming Mode bgcolor="#33ff33"---- <0:0:0> Master serial (platform flash) mode
<0:0:1> Master SPI mode
<0:1:0> BPI up
<0:1:1> Reserved
<1:0:0> Reserved
<1:0:1> JTAG mode
<1:1:0> Slave parallel mode
<1:1:1> Slave serial mode

For information about the other pins used in the programming process, see SiPM digital control board netlist.

Master serial (platform flash) mode