|Xilinx Spartan-3A field programmable gate array (FPGA)
|}
|}
Line 227:
Line 227:
|----
|----
|}
|}
−
−
Since some of the configuration pins are used for user I/O after programming, a set of logic gates might be necessary to ensure the XCF01S remains disabled following programming. By simply ORing or NORing appropriate signals with the DONE signal, integrity of user I/O signals and signals to the XCF01S can be ensured.