261
edits
Changes
Jump to navigation
Jump to search
Line 2:
Line 2: − + − + + + − + − + − + − + − + − + − + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + − |FPGA − |Xilinx Spartan-3 field programmable gate array Line 36:
Line 240: − + Line 42:
Line 246: − + Line 48:
Line 252: − + Line 54:
Line 258: − + Line 60:
Line 264: − + Line 168:
Line 372: − + − + Line 738:
Line 942: − + Line 1,056:
Line 1,260: − + − + − + − |Voltage being measured by ADC − + − |Voltage being measured by ADC − + − |Voltage being measured by ADC − + − |Voltage being measured by ADC − + − + − + − + − + − + − + − +
SiPM digital control board netlist (view source)
Revision as of 15:47, 26 June 2008
, 15:47, 26 June 2008→Configuration Pins: removed EEPROM isolating logic information
This page contains a listing of the pins of all major ICs that will be used in the SiPM digital control board, sorted by what they will be connected to. This list is mostly complete, but will be expanded and corrected as the project progresses.
This page contains a listing of the pins of all major ICs that will be used in the SiPM digital control board, sorted by what they will be connected to. This list is mostly complete, but will be expanded and corrected as the project progresses.
== IC Legend ==
To see connections in reference to available power supply voltages, see [[SiPM digital control board power supplies]].
The following table describes the ICs as they are referenced on this page.
== Legend ==
The following table describes the ICs as they are referenced on this page. Clicking a component name will bring you to the component's datasheet.
{| cellpadding=3 border=1 |
{| cellpadding=3 border=1 |
|'''IC Name'''
|'''IC Name'''
|'''Description'''
|'''Description'''
|----
|----
|AD7928
|[http://www.analog.com/UploadedFiles/Data_Sheets/AD7908_7918_7928.pdf AD7928]
|8-bit analog-to-digital converter
|8 channel analog-to-digital converter
|----
|----
|AD5535
|[http://www.analog.com/UploadedFiles/Data_Sheets/AD5535.pdf AD5535]
|32 channel digital to analog converter
|32 channel digital-to-analog converter
|----
|----
|AD7314
|[http://www.analog.com/UploadedFiles/Data_Sheets/AD7314.pdf AD7314]
|10-bit temperature sensor
|10-bit temperature sensor
|----
|----
|CP2201
|[http://www.silabs.com/public/documents/tpub_doc/dsheet/Microcontrollers/Interface/en/CP2200.pdf CP2201]
|Ethernet controller
| Ethernet controller
|----
|[http://www.xilinx.com/support/documentation/data_sheets/ds123.pdf XCF01S]
|[http://www.xilinx.com/products/silicon_solutions/proms/pfp/spartan.htm Xilinx Platform Flash EEPROM], Model XCF01S
|----
|[http://www.xilinx.com/support/documentation/data_sheets/ds529.pdf XC3S50A]
|Xilinx Spartan-3A field programmable gate array (FPGA)
|}
== FPGA Connections ==
This section defines some pins that must be on the FPGA, and what they must connect to. Many of these connections may also be found in the [[#IC netlist|IC netlist]].
=== User I/O pins ===
For these I/O pins, "Pin Name" defines the name of the pins as they will be used for our project, not the actual pin name in the FPGA schematic. The physical FPGA pins used for each of these connections will be determined later to optimize the circuitry around the FPGA.
{| cellpadding=3 border=1 |
|'''Pin Name'''
|'''Description'''
|''' Connect To'''
|----
|CLK_OUT
|5MHz clock output subdivded from main 20MHz clock
|AD7314 pin 3, AD7928 pin 1, AD5535 pin P9
|----
|ETH_INT
|Ethernet interrupt request pin
|CP2201 pin 25
|----
|ETH_CS
|Ethernet chip select
|CP2201 pin 24
|----
|ETH_RD
|Ethernet read strobe
|CP2201 pin 22
|----
|ETH_WR
|Ethernet write strobe
|CP2201 pin 23
|----
|ETH_AD0
|Ethernet address/data bus
|CP2201 pin 11
|----
|ETH_AD1
|Ethernet address/data bus
|CP2201 pin 12
|----
|ETH_AD2
|Ethernet address/data bus
|CP2201 pin 13
|----
|ETH_AD3
|Ethernet address/data bus
|CP2201 pin 14
|----
|ETH_AD4
|Ethernet address/data bus
|CP2201 pin 15
|----
|ETH_AD5
|Ethernet address/data bus
|CP2201 pin 16
|----
|ETH_AD6
|Ethernet address/data bus
|CP2201 pin 17
|----
|ETH_AD7
|Ethernet address/data bus
|CP2201 pin 18
|----
|ETH_ALE
|Ethernet ALE strobe
|CP2201 pin 21
|----
|TEMP_CE
|Temperature sensor enable
|AD7314 pin 2
|----
|TEMP_IN
|Input from temperature sensor
|AD7314 pin 5
|----
|DAC_OUT
|Serial output to DAC
|AD5535 pin P8
|----
|ADC_OUT
|Serial output to ADC
|AD7928 pin 2
|----
|ADC_IN
|Serial input from ADC
|AD7928 pin 18
|----
|ADC_CS
|Chip select for ADC
|AD7928 pin 3
|----
|ID0
|Board identifier bit 0
|Backplane
|----
|ID1
|Board identifier bit 1
|Backplane
|----
|ID2
|Board identifier bit 2
|Backplane
|----
|ID3
|Board identifier bit 3
|Backplane
|----
|ID4
|Board identifier bit 4
|Backplane
|----
|ID5
|Board identifier bit 5
|Backplane
|----
|ID6
|Board identifier bit 6 - not used - tied to ground
|Backplane
|----
|ID7
|Board identifier bit 7 - not used - tied to ground
|Backplane
|----
|}
=== Configuration Pins ===
These pins are used for the programming of the FPGA. Many of these pins revert to user I/O pins after programming is complete.
We will be using the master serial (Platform Flash) programming mode (see [[FPGA programming modes]]). Configuration pins not used in this mode are omitted from the table below. The connections that are in the table are also visually described on page 16 of the [http://www.xilinx.com/support/documentation/data_sheets/ds123.pdf XCF01S data sheet].
{| cellspacing=3 border=1 |
|'''Pin Name'''
|'''Description'''
|'''During Programming<br>Connect To'''
|'''After Programming<br>Connect To'''
|'''Notes'''
|---
|M0
|Mode select pin for configuration
|Ground
|User I/O
| rowspan=3 | Should be <0:0:0> during configuration to indicate master serial mode
See [[FPGA programming modes]]
|----
|M1
|Mode select pin for configuration
|Ground
|User I/O
|----
|M2
|Mode select pin for configuration
|Ground
|User I/O
|----
|DONE
|Programming complete pin
|XCF01S CE, pin 10
|XCF01S CE, pin 10
|Goes high when programming is complete
|----
|PROG_B
|Initiates programming process
|XCF01S CF, pin 7
|XCF01S CF, pin 7
|Low causes master reset of FPGA<br>High initiates programming after reset<br>Should be high for normal operation
|----
|CCLK
|Clock for programming
|XCF01S CLK, pin 3
|User I/O
|If M[2:0] define a master mode, CCLK is internally generated<br>If M[2:0] define a slave mode, CCLK is a clock input
|----
|INIT_B
|Programming status indicator
|XCF01S OE/RESET, pin 8
|User I/O, or high or low
|Before programming, low indicates internal memory is being cleared<br>During programming, low indicates CRC error<br>After programming, should be driven high or <br>low if not used for user I/O
|----
|PUDC_B
|User I/O pull-up control
|???
|User I/O
|Set low during programming to enable pull-ups on all user I/O pins<br>after configuration
|----
|DIN
|Serial data input
|XCF01S D0, pin 1
|User I/O
|Serial data input from XCF01S
|----
|DOUT
|Serial data output
|''No connection''
|User I/O
|Used to daisy chain to next FPGA, if this were a multi-FPGA design<br>We are using only one FPGA per PCB, so this is not used
|----
|----
|}
|}
|N3
|N3
|CATHODE
|CATHODE
|???
|AD7928 Vin6 and resistor to ground
|Cathode of internal diode for temperature monitoring
|Cathode of internal diode for temperature monitoring
|----
|----
|N4
|N4
|ANODE
|ANODE
|???
| +3.3V rail
|Anode of internal diode for temperature monitoring
|Anode of internal diode for temperature monitoring
|----
|----
|3
|3
|SCLK
|SCLK
|Clock
|Clock, 5 MHz, FPGA CLK_OUT
|Clock input for serial data output control
|Clock input for serial data output control
|----
|----
|1
|1
|SCLK
|SCLK
|Clock
|Clock, 5 MHz, FPGA CLK_OUT
|Used for reading data and conversion
|Used for reading data and conversion
|----
|----
|P9
|P9
|SCLK
|SCLK
|Clock, <=30MHz
|Clock, 5 MHz, FPGA CLK_OUT
|
|
|----
|----
|6
|6
|SDI
|SDI
|FPGA
|Ground
|Serial data input
|Serial data in - will not be used
|----
|----
|AD5535
|AD5535
|19
|19
|VDRIVE
|VDRIVE
|Power supply, ???V
|Power supply, 3.3V
|Sets voltage at which DOUT operates
|Sets voltage at which DOUT operates
|----
|----
|16
|16
|Vin0
|Vin0
|Voltage input
| +1.2V rail
|Voltage being measured by ADC
| rowspan=5 | See [[SiPM digital control board power supplies]]
|----
|----
|AD7928
|AD7928
|15
|15
|Vin1
|Vin1
|Voltage input
| +2.5V rail
|----
|----
|AD7928
|AD7928
|14
|14
|Vin2
|Vin2
|Voltage input
| +3.3V rail
|----
|----
|AD7928
|AD7928
|13
|13
|Vin3
|Vin3
|Voltage input
| +5V rail
|----
|----
|AD7928
|AD7928
|12
|12
|Vin4
|Vin4
|Voltage input
| -5V rail
|----
|----
|AD7928
|AD7928
|11
|11
|Vin5
|Vin5
|Voltage input
| Cathode of AD5535 temperature diode
|Voltage being measured by ADC
|
|----
|----
|AD7928
|AD7928
|10
|10
|Vin6
|Vin6
|Voltage input
| ???
|Voltage being measured by ADC
| Should be used for any other voltage that must be monitored
|----
|----
|AD7928
|AD7928
|9
|9
|Vin7
|Vin7
|Voltage input
| ???
|Voltage being measured by ADC
| Should be used for any other voltage that must be monitored
|----
|----
|CP2201
|CP2201
|1
|1
|LA
|LA
|Wire to link/activity LED
|Backplane to external LED (outside of the tagger)
|
|LED will be connected outside of the tagger<br>to keep the chamber as dark as possible
|----
|----
|}
|}