261
edits
Changes
Jump to navigation
Jump to search
Line 168:
Line 168: − +
SiPM digital control board netlist (view source)
Revision as of 19:26, 24 June 2008
, 19:26, 24 June 2008→Configuration Pins: clarified how to obtain master serial mode
|Ground
|Ground
|User I/O
|User I/O
| rowspan=3 | Should be low during configuration to give <0:0:0>
| rowspan=3 | Should be <0:0:0> during configuration to indicate master serial mode
See [[FPGA programming modes]]
See [[FPGA programming modes]]
|----
|----