Changes

Jump to navigation Jump to search
m
Line 181: Line 181:       −
=== Random Access Write (<tt>RAwrToAddr</tt>)
+
=== Random Access Write (<tt>RAwrToAddr</tt>) ===
    
Writing directly to Ethernet Controller RAM requires more work in random access mode requires more work. A 16-bit address needs to be passed in 8 bits at a time and the actual 8-bit data is  sent on the third transaction. Because the buffer is sometimes loaded in sequentially, this unit is designed to just increment the address of the previous random access write if the passed in address has a '1' in the MSB. (This would never be a legal address, being out of range.) The calling module, therefore, does not need to store the current write location of the RAM. <tt>wr2BtoAddr</tt> and <tt>wrToAddr</tt> are very convenient for these three transactions.
 
Writing directly to Ethernet Controller RAM requires more work in random access mode requires more work. A 16-bit address needs to be passed in 8 bits at a time and the actual 8-bit data is  sent on the third transaction. Because the buffer is sometimes loaded in sequentially, this unit is designed to just increment the address of the previous random access write if the passed in address has a '1' in the MSB. (This would never be a legal address, being out of range.) The calling module, therefore, does not need to store the current write location of the RAM. <tt>wr2BtoAddr</tt> and <tt>wrToAddr</tt> are very convenient for these three transactions.
1,004

edits

Navigation menu